#eda
Eda: 24 AI articles covering eda news, analysis, and research
Articles
The Semiconductor Singularity: When AI Begins Accelerating theβ10
As AI takes over chip design, a recursive feedback loop emerges: AI optimizing the very silicon that powers AI. We explore what this means for semiconductors in...
Blog Review: November 11 β Semiconductor Engineering's Weekly Roundupβ9
Semiconductor Engineeringβs weekly blog roundup covers AI-driven EDA, backside power, chiplets, advanced packaging, AI test analytics, and automotive security.
Blog Review: November 4 β Semiconductor Engineering Weekly Roundupβ8
Weekly roundup of semiconductor engineering blog posts for November 4, covering design and verification, advanced packaging, AI-driven system-level design, and ...
Chip Industry Technical Paper Roundup: Nov. 3β8
A curated roundup of recent semiconductor technical papers covering chip design, low-power and high-performance computing, manufacturing, packaging, test and me...
Co-Optimizing Access Points Improves Analog Placement: A UTβ8
UT Austin researchers show co-optimizing access points with device placement improves analog layout quality, reducing parasitics and boosting matching for advan...
Shift Left Is Becoming a System-Level Problemβ9
Shift left is evolving into a system-level challenge spanning hardware, software, and the product lifecycle. Explore co-design, digital twins, and AI-driven ver...
Applying AI to Analog Design: Opportunities and Challenges in 2026β9
Discover how AI is transforming analog design in 2026βfrom topology synthesis and RL-based sizing to layout automationβplus the key opportunities and challenges...
Introducing Build-A-Chip-Bench: From Workload Specification to GDSβ9
Build-A-Chip-Bench automates the path from high-level workload specifications to GDS layouts, enabling faster, AI-assisted custom chip design across technology ...
Chip Industry Technical Papers Roundup: October 27β9
Explore October 27's chip industry technical papers on AI-assisted EDA, sub-2nm GAA manufacturing, metrology, and chiplet advanced packaging.
Blog Review: October 21 β Semiconductor Engineering Weekly Roundupβ9
Semiconductor Engineering's October 21 blog review covers AI-driven EDA and verification flows, heterogeneous chiplet designs and thermal challenges, plus 2.5D/...